Circuit substrate for preventing warpage and package using the same
AssigneeSamsung Electronics Co., Ltd.
InventorDae-Ho LEE
Life of this patent
Estimating the term…
Loading patent…
AssigneeSamsung Electronics Co., Ltd.
InventorDae-Ho LEE
Estimating the term…
In one embodiment, a circuit substrate comprises a substrate; and a warpage preventing pattern disposed on the substrate. The warpage preventing pattern comprises a first pattern at a first corner of the substrate and a second pattern at a second corner of the substrate. The first corner and the second corner are disposed adjacent to each other. An overall orientation of the first pattern is different from an overall orientation of the second pattern with respect to the substrate. The warping of a semiconductor package can be significantly reduced by cutting off stress lines in the corners of the circuit substrate. Various configurations and orientations of the warpage preventing pattern are provided in order to effectively block stress concentration in the corners of the circuit substrate.
A circuit substrate comprising:
A circuit substrate comprising:
A semiconductor package comprising:
A method of fabricating a warpage preventing circuit substrate, the method comprising:
Dependencies are inferred from the claim text.