Back to results
US 2007/0210860 A1Published application
Method and device for performing offset cancellation in an amplifier using floating-gate transistors
AssigneeGeorgia Tech Research Corporation
InventorsPaul Hasler, Venkatesh Srinivasan, Guillermo Serrano, Jordan Gray
Life of this patent
Estimating the term…
Abstract
An operational amplifier including: a differential pair of transistors coupled to a pair of input signals; and a pair of floating-gate transistors coupled to the differential pair of transistors, wherein the pair of floating-gate transistors are operable for reducing an offset voltage of the operational amplifier.
Claims15
An circuit comprising:
- a differential pair of transistors coupled to a pair of input signals;
- and
- a pair of floating-gate transistors coupled to the differential pair of transistors, wherein the pair of floating-gate transistors are operable for reducing an offset voltage of the circuit.
An operational amplifier comprising:
- a differential pair of transistors, including a first and a second transistor, said first and second transistor comprising a gate, a drain, and a source;
- a pair of floating-gate transistors, including a third and fourth transistor, said third and fourth transistor comprising a gate, a drain, and a source;
- wherein the drain of the third transistor is coupled to the drain of the fourth,
- wherein the source of the third transistor is coupled to the drain of the first transistor and the source of the fourth transistor is coupled to the drain of the second transistor, and
- wherein the pair of floating-gate transistors are operable for reducing an offset voltage of the operational amplifier.
2 more elements
An operational amplifier comprising:
- a differential pair of transistors, including a first and a second transistor, said first and second transistor comprising a gate, a drain, and a source;
- a pair of floating-gate transistors, including a third and fourth transistor, said third and fourth transistor comprising a gate, a drain, and a source;
- wherein the drain of the first transistor is coupled to the drain of the second transistor,
- wherein the source of the first transistor is coupled to the drain of the third transistor and the source of the second transistor is coupled to the drain of the fourth transistor, and
- wherein the pair of floating-gate transistors are operable for reducing an offset voltage of the operational amplifier.
2 more elements
Dependencies are inferred from the claim text.