Nonvolatile memory wear leveling by data replacement processing
AssigneeRenesas Technology Corp.
InventorsChiaki Shinagawa, Atsushi Shiraishi, Motoki Kanamori
Life of this patent
Estimating the term…
Loading patent…
AssigneeRenesas Technology Corp.
InventorsChiaki Shinagawa, Atsushi Shiraishi, Motoki Kanamori
Estimating the term…
A risk of data garbling due to cumulative impact of disturbances occurring in memory areas in which no rewrite occurs is to be prevented. A memory device has an erasable and writable nonvolatile memory and a control circuit, wherein the control circuit is enabled to perform processing at a prescribed timing to replace memory areas. The replacement processing is accomplished by writing stored data in a first memory area in which rewriting is relatively infrequent into an unused second memory area, and making the second memory area into which the writing has been done a used area in place of the first memory area. Since this replacement processing is intended to replace memory areas in which rewriting is infrequent with other memory areas as described above, it is possible to prevent the risk of data garbling due to the cumulative impact of disturbances occurring in memory areas in which no rewrite occurs.
A nonvolatile memory device comprising:
A nonvolatile memory device comprising:
A nonvolatile memory device comprising:
A nonvolatile memory device comprising:
Dependencies are inferred from the claim text.