Fabrication of an integrated circuit package
AssigneeInfineon Technologies AG
InventorChee Chian Lim
Life of this patent
Estimating the term…
Loading patent…
AssigneeInfineon Technologies AG
InventorChee Chian Lim
Estimating the term…
A QFN integrated circuit is mounted on a leadframe having multiple lead lands and resin material encapsulates the integrated circuit leaving the lead lands exposed. Subsequently a sawing operation divides the lead lands into multiple leads, and the leadframe and resin material are partitioned to form packages. The pitch of the resultant leads is not limited by the pitch of the lead lands of the leadframe, so the leadframe can be of the relatively cheap generic leadframe variety, in which the pitch of the lead lands is higher than the desired pitch of the leads of the completed package. The sawing operation may further include reshaping the diepad area of the leadframe to produce heat sink fins, for improved heat dissipation. The proposed process is suitable both to produce packages including only a single integrated circuit, and also to produce multi-chip modules.
A method of packaging a quad-flat non-leaded (QFN) integrated circuit, the method comprising:
Dependencies are inferred from the claim text.