Memory circuit arrangement and method for reading and/or verifying the status of memory cells of a memory cell array
OwnerZeev Cohen, Volker Pissors +1inventors
InventorsZeev Cohen, Volker Pissors, Eduardo Maayan
Life of this patent
Estimating the term…
Abstract
A memory circuit arrangement includes a memory cell array having a plurality of memory cells. A memory read/verify control circuit controls a read operation and/or a verify operation on one or a plurality of memory cells of the memory cell array. The memory read/verify control circuit is adapted to read and/or verify the status of each memory cell of the memory cell array according to read and/or verify instruction information on memory cell level.
Claims20
A memory circuit arrangement, comprising
- a memory cell array comprising a plurality of memory cells;
- and
- a memory read/verify control circuit for controlling a read operation and/or a verify operation on one or more memory cells of the memory cell array, wherein the memory read/verify control circuit is adapted to read and/or verify the status of each memory cell of the memory cell array according to read and/or verify instruction information on memory cell level.
A method for reading and/or verifying the status of memory cells of a memory cell array, the method comprising:
- receiving a read and/or verify instruction information that identifies memory cells of the memory cell array on memory cell level that are to be read and/or verified;
- and
- reading and/or verifying the identified memory cells of the memory cell array according to the read and/or verify instruction information.
A memory circuit arrangement, comprising
- a memory cell array comprising a plurality of memory cells;
- and
- means for controlling a read operation and/or a verify operation on one or a plurality of memory cells of the memory cell array, wherein the means for controlling is adapted to read and/or verify the status of each memory cell of the memory cell array according to read and/or verify information on memory cell level.
Dependencies are inferred from the claim text.