Semiconductor package
AssigneeAdvanced Semiconductor Engineering, Inc.
InventorsKi-Don Kim, Jae-Seon An, Seong-Chul Choi, Seong-Eun Sim, Hyun-Kyu Lee, Su-Jin Lim
Life of this patent
Estimating the term…
Loading patent…
AssigneeAdvanced Semiconductor Engineering, Inc.
InventorsKi-Don Kim, Jae-Seon An, Seong-Chul Choi, Seong-Eun Sim, Hyun-Kyu Lee, Su-Jin Lim
Estimating the term…
A semiconductor package includes a substrate having a plurality of through holes for interconnecting electrically conductive traces formed on upper and lower surfaces of the substrate. The through holes are classified into a first set of through holes and a second set of through holes. The second set of through holes is located exterior of the first set of through holes, and surrounds the first set of through holes. A die is mounted on the upper surface of the substrate and is connected electrically to the first set of through holes. A metal shield is disposed on the substrate for enclosing the die therein and is connected electrically to the second set of through holes. A molding resin encapsulates the metal shield, the die on the substrate and fills a gap confined between the metal shield and the die.
A semiconductor package comprising:
Dependencies are inferred from the claim text.