Wafer level package having floated metal line and method thereof
AssigneeSamsung Electronics Co., Ltd.
InventorsHyun-soo Chung, Seung-duk Baek, Ju-il Choi, Dong-ho Lee
Life of this patent
Estimating the term…
Loading patent…
AssigneeSamsung Electronics Co., Ltd.
InventorsHyun-soo Chung, Seung-duk Baek, Ju-il Choi, Dong-ho Lee
Estimating the term…
A method of forming a wire structure connecting to a bonding pad of a semiconductor chip includes depositing a passivation layer on an active surface of the semiconductor chip, depositing a seed metal layer on the bonding pad and the passivation layer, depositing a metal layer on the seed metal layer, etching selected portions of the seed metal layer, leaving unetched a first area, overlapping the bonding pad and a second area overlapping a connection pad, wherein the wire structure is formed by the metal layer being electrically connected to the bonding pad and the connection pad, but floating from the passivation layer, and depositing an insulting layer on the wire structure.
A method of forming a wire structure coupling to a bonding pad of a semiconductor chip, comprising:
A method of forming a wire structure connecting to a bonding pad in a semiconductor chip, comprising:
A semiconductor chip, comprising:
Dependencies are inferred from the claim text.