Polishing composition and polishing method
OwnerTsuyoshi Matsuda, Tatsuhiko Hirano +3inventors
InventorsTsuyoshi Matsuda, Tatsuhiko Hirano, Junhui Oh, Atsunori Kawamura, Kenji Sakai
Life of this patent
Estimating the term…
Loading patent…
OwnerTsuyoshi Matsuda, Tatsuhiko Hirano +3inventors
InventorsTsuyoshi Matsuda, Tatsuhiko Hirano, Junhui Oh, Atsunori Kawamura, Kenji Sakai
Estimating the term…
A first polishing composition is used in chemical mechanical polishing for removing one part of the portion of a conductive layer positioned outside a trench. A second polishing composition is used in chemical mechanical polishing for removing the remaining part of the portion of a conductive layer positioned outside the trench and the portion of a barrier layer positioned outside the trench. The first polishing composition contains a specific surfactant, a silicon oxide, a carboxylic acid, an anticorrosive, an oxidizing agent, and water. The second polishing composition contains colloidal silica, an acid, an anticorrosive, and a completely saponified polyvinyl alcohol.
A polishing composition for use in polishing for forming wiring in a semiconductor device, the polishing composition comprising:
A method for polishing an object to form wiring in a semiconductor device, the method comprising:
A method for polishing an object to form wiring in a semiconductor device, wherein the object has a barrier layer and a conductive layer in this order on an insulating layer having a trench, and the barrier layer and the conductive layer have a portion positioned outside the trench and a portion positioned inside the trench, respectively, the method comprising:
A method for polishing an object to form wiring in a semiconductor device, wherein the object has a barrier layer and a conductive layer in this order on an insulating layer having a trench, and the barrier layer and the conductive layer have a portion positioned outside the trench and a portion positioned inside the trench, respectively, the method comprising:
A method for polishing an object to form wiring in a semiconductor device, wherein the object has a barrier layer and a conductive layer in this order on an insulating layer having a trench, and the barrier layer and the conductive layer have a portion positioned outside the trench and a portion positioned inside the trench, respectively, the method characterized-by comprising:
Dependencies are inferred from the claim text.