Method and system for outputting a sequence of commands and data described by a flowchart
AssigneeLSI Corporation
InventorsAndrey Nikitin, Alexander Andreev, Ranko Scepanovic
Life of this patent
Estimating the term…
Abstract
The present invention is a method and system for outputting a sequence of commands and data described by a flowchart. The method includes steps as follows. A flowchart describing a sequence of commands and data is received. The flowchart includes a plurality of flowchart symbols. Each of the plurality of flowchart symbols is assigned a ROM (read only memory) record. Assigned ROM records are stored in a ROM. A processor is generated to include the ROM, wherein the processor receives as input a CLOCK signal, a RESET signal, an ENABLE signal and N binary inputs x1, x2, . . . xN, and outputs the sequence of commands and data.
Claims20
A method for outputting a sequence of commands and data described by a flowchart, comprising:
- receiving a flowchart describing a sequence of commands and data, said flowchart including a plurality of flowchart symbols;
- assigning a ROM record for each of said plurality of flowchart symbols;
- storing assigned ROM records in a ROM;
- and
- generating a processor including said ROM,
- wherein said processor receives as input a CLOCK signal, a RESET signal, an ENABLE signal and N binary inputs x1, x2, . . . xN, and outputs said sequence of commands and data.
A computer-readable medium having computer-executable instructions for performing a method for outputting a sequence of commands and data described by a flowchart, said method comprising:
- receiving a flowchart describing a sequence of commands and data, said flowchart including a plurality of flowchart symbols;
- assigning a ROM record for each of said plurality of flowchart symbols;
- storing assigned ROM records in a ROM;
- and
- generating a processor including said ROM,
- wherein said processor receives as input a CLOCK signal, a RESET signal, an ENABLE signal and N binary inputs xi, x2, . . . xN, and outputs said sequence of commands and data.
A method for constructing a processor for outputting a sequence of commands and data described by a flowchart, comprising:
- diffusing a processor in a slice, said processor including a ROM;
- connecting said processor to a RRAM controller in said slice;
- receiving a flowchart describing a sequence of commands and data, said flowchart including a plurality of flowchart symbols;
- assigning ROM records to said plurality of flowchart symbols;
- storing said ROM records in said ROM;
- outputting, by said processor, said sequence of commands and data to said RRAM controller for managing a process of testing and self-repairing memories of RRAMs, said RRAMs being communicatively coupled to said RRAM controller.
A system for outputting a sequence of commands and data described by a flowchart, comprising:
- a ROM for storing ROM records, said ROM records being assigned to flowchart symbols, said flowchart symbols being included in a flowchart describing a sequence of commands and data;
- and
- a logic module PROCESSOR_CONTROL, communicatively coupled to said ROM, for receiving said ROM records from said ROM and outputting said sequence of commands and data, said logic module PROCESSOR_CONTROL including flip-flops.
Dependencies are inferred from the claim text.