Method to Reduce Leakage Within a Sequential Network and Latch Circuit
AssigneeInternational Business Machines Corporation
InventorsHarry Barowski, Tobias Gemmeke, Christian Jacobi, Matthias Pflanz
Life of this patent
Estimating the term…
Loading patent…
AssigneeInternational Business Machines Corporation
InventorsHarry Barowski, Tobias Gemmeke, Christian Jacobi, Matthias Pflanz
Estimating the term…
A method to reduce leakage within a sequential network comprising at least one latch and a combinatorial logic proximate to said latch, by applying an input vector on said sequential network during idle mode is described, the method comprising the steps of: overriding a static feedback of a latch comprising a static feedback loop with an input vector, and setting said sequential network into idle mode. Furthermore a latch circuit comprising a static feedback loop, to be used to perform said method is described, wherein said latch circuit comprises means to override a static feedback within said static feedback loop with an input vector before falling in idle mode.
Method to reduce leakage within a sequential network comprising at least one latch and a combinatorial logic proximate to said latch, said method comprising the steps of:
A latch circuit comprising:
Dependencies are inferred from the claim text.