Multi-layer printed circuit board, and method for detecting errors in laminating order of layers thereof
AssigneeUniversal Scientific Industrial Co., Ltd.
InventorYing-Chih Shen
Life of this patent
Estimating the term…
Loading patent…
AssigneeUniversal Scientific Industrial Co., Ltd.
InventorYing-Chih Shen
Estimating the term…
A method for detecting errors in laminating order of layers of a multi-layer printed circuit board, includes: preparing a multi-layer printed circuit board including a plurality of conductive layers and a plurality of dielectric layers disposed alternately with the conductive layers; defining a conductive line, a conductive reference surface, and a through-hole on three adjacent ones of the conductive layers in such a manner that the conductive line, the conductive reference surface, and the through-hole are aligned in a normal direction relative to the multi-layer printed circuit board; coupling a Time Domain Reflectometer (TDR) to the conductive line and the conductive reference surface so as to form a signal transmission line; and sending a pulsed signal into the conductive line through the TDR so as to measure characteristic impedance of the signal transmission line.
A method for detecting errors in laminating order of layers of a multi-layer printed circuit board, comprising:
A multi-layer printed circuit board comprising:
Dependencies are inferred from the claim text.