Semiconductor device and manufacturing method of the same
AssigneeFujitsu Limited
InventorYouichi Momiyama
Life of this patent
Estimating the term…
Loading patent…
AssigneeFujitsu Limited
InventorYouichi Momiyama
Estimating the term…
In consideration of an optimum combination of impurities used for the purpose of forming an extension region (13) and a pocket region (11) and further inhibiting impurity diffusion in the extension region (13) when an impurity diffusion layer (21) is formed in a semiconductor device having an nMOS structure, at least phosphorus (P) is used as an impurity in the extension region (13), at least indium (In) is used as an impurity in the pocket region (11), and additionally carbon (C) is used as a diffusion inhibiting substance. Consequently, it is possible to easily and surely realize the scaling down/high integration of elements while improving threshold voltage roll-off characteristics and current drive capability and reducing a drain leakage current especially in the semiconductor device having the nMOS structure, and particularly by making the optimum design of a semiconductor device having a CMOS structure possible, improve device performance and reduce power consumption.
A manufacturing method of a semiconductor device, comprising:
A manufacturing method of a semiconductor device, comprising the steps of:
A manufacturing method of a semiconductor device, comprising the steps of:
Dependencies are inferred from the claim text.