Field emission type backlight unit and method of manufacturing upper panel thereof
OwnerByong-Gwon Song, Shang-Hyeun Park +3inventors
InventorsByong-Gwon Song, Shang-Hyeun Park, Yong-Wan Jin, Sun-Il Kim, Tae-Won Jeong
Life of this patent
Estimating the term…
Abstract
A method of manufacturing an upper panel of a field emission type backlight unit. The method includes: sequentially forming an anode electrode and a phosphor layer on a substrate; forming a metal reflection film on the phosphor layer; and annealing a surface of the metal reflection film. The method can increase brightness of an image, can prevent occurrence of an electric arc when a high driving voltage is applied to the backlight unit, and allows removal of residues produced when manufacturing the backlight unit.
Claims26
A method of manufacturing an upper panel of a field emission type backlight unit, the method comprising:
- sequentially forming an anode electrode and a phosphor layer on a substrate;
- forming a metal reflection film on the phosphor layer;
- and
- annealing the metal reflection film.
A field emission type backlight unit, comprising:
- an upper substrate and a lower substrate facing each other and spaced apart from each other;
- an anode electrode formed on a lower surface of the upper substrate;
- a phosphor layer formed on a lower surface of the anode electrode;
- a metal reflection film formed on a lower surface of the phosphor layer and planarized by annealing;
- a plurality of cathode electrodes and gate electrodes alternately formed on an upper surface of the lower substrate;
- and
- an emitter formed at least on the cathode electrode of the cathode electrode and the gate electrode.
A field emission type backlight unit, comprising:
- an upper substrate and a lower substrate facing each other and spaced apart from each other;
- an anode electrode formed on a lower surface of the upper substrate;
- a phosphor layer formed on a lower surface of the anode electrode;
- a metal reflection film formed on a lower surface of the phosphor layer and planarized by annealing;
- a cathode electrode formed on an upper surface of the lower substrate;
- an insulating layer that is formed on the upper surface of the lower substrate and has a cavity that exposes the cathode electrode;
- a gate electrode that is formed on the insulating layer and has a gate hole corresponding to the cavity in the insulating layer;
- and
- an emitter formed on the cathode electrode.
Dependencies are inferred from the claim text.