Method for verification of electronic circuit units, and an apparatus for carrying out the method
AssigneeInfineon Technologies AG
InventorsSven Boldt, Erwin Thalmann
Life of this patent
Estimating the term…
Loading patent…
AssigneeInfineon Technologies AG
InventorsSven Boldt, Erwin Thalmann
Estimating the term…
The invention relates to a method for verification of electronic circuit units (101) which are contained in a circuit apparatus (100) with the operating state of the electronic circuit unit (101) to be verified being read by means of the circuit apparatus (100), an identification key (102, HWID) being read from the electronic circuit unit (101) to be verified, a reference identification key (105) being transmitted (S5) to the circuit apparatus (100), the identification key (102) being compared (S6) with the reference identification key (105), and a message for a user being emitted (S6) when the identification key (102) read from the electronic circuit unit (101) to be verified does not match the transmitted reference identification key (105).
1-9. (canceled)
A method for verification of at least one electronic circuit unit contained in a circuit apparatus, the method comprising:
An apparatus for verification of at least one electronic circuit to be verified, the apparatus comprising:
A method for verification of at least one memory module included in a computer system, the method comprising:
Dependencies are inferred from the claim text.