Test buffer design and interface mechanism for differential receiver AC/DC boundary scan test
AssigneeCisco Technology, Inc.
InventorsSang Baeg, Sung Chung
Life of this patent
Estimating the term…
Loading patent…
AssigneeCisco Technology, Inc.
InventorsSang Baeg, Sung Chung
Estimating the term…
A boundary scan test system including a transmitter and a receiver. The system performs DC and AC boundary scan testing of the interconnections between devices. The system addresses fault masking that can occur during testing. Of concern are AC coupled interconnections while providing IEEE 1149.1 DC test compatibility. The test receiver includes an input test buffer and an interface mechanism. The input test buffer has a built-in null detection capability. The interface mechanism includes a technology mapper, one or more detectors, and an integrator. The receiver provides at least partial, if not complete, coverage for at least one of five fault syndromes that can result from single defect conditions in the system.
A receiver for boundary scan testing of differential interconnections between the receiver and a transmitter, the receiver comprising:
An interface mechanism for providing at least partial test coverage during boundary scan testing between a receiver and a transmitter, the receiver including an input test buffer configured to receive input signals over a pair of input lines, wherein the input test buffer outputs a null condition upon detecting a differential voltage not greater than a predetermined value over the pair, the interface mechanism comprising:
A method for providing at least partial test coverage for at least one of five fault syndromes that may be encountered during boundary scan testing of differential interconnections between a receiver and a transmitter, the method comprising:
Dependencies are inferred from the claim text.