Loading patent…
AssigneeAgere Systems Inc.
InventorsMark Bickerstaff, Yi-Chen Li, Chris Nicol, Bejamin Widdup
Estimating the term…
An interleaver address generator is provided with pruning avoidance technology. It anticipates the points in time when incorrect addresses are computed by an IAG, and bypasses these events. It produces a stream of valid, contiguous addresses for all specified code block sizes. A single address computation engine firstly ‘trains’ itself about violating generated addresses (for a related block size) during the initial H1 half-iteration of decoder operation, and then produces a continuous, correct stream of addresses as required by the turbo decoder. Thus regions of pruned addresses are determined, and then training is performed only in these regions. Thus, computation and population of a pruned event table is determined in less than 1/10 the time required to do a conventional style full training. The resulting pruned event table is compressed down to 256 bits.
An interleaver address generator, comprising:
A method of efficiently generating interleaver addresses, comprising:
The method of efficiently generating interleaver addresses, wherein:
Apparatus for efficiently generating interleaver addresses, comprising:
The apparatus for efficiently generating interleaver addresses, wherein:
Dependencies are inferred from the claim text.