Back to results
US 2006/0232313 A1Published application
Schmitt trigger circuit in soi
OwnerThierry Favardinventor
Life of this patent
Estimating the term…
Loading patent…
Loading patent…
OwnerThierry Favardinventor
Estimating the term…
This invention relates to a trigger circuit with hysteresis using the semiconductor on insulator technology, characterised in that it comprises at least two CMOS inverter stages, each inverter stage being composed of a first branch comprising at least one P-channel junction field effect transistor (PFET) in series between a first power supply potential VDD and an output node from the inverter stage, and a second branch comprising at least one N-channel junction field effect transistor (NFET) in series between the said output node from the inverter stage and a second power supply potential, the said transistors of each inverter stage having their grids connected together to receive an input signal, the input to each of the inverters directly or indirectly receiving the input signal of the said circuit, the output signal from the said circuit being obtained directly or indirectly by the output signal from one of the inverter stages and in that the substrate potential of each transistor of at least one inverter stage is dynamically controlled by a control signal output from the said circuit.
Trigger circuit with hysteresis using the semiconductor on insulator technology, characterised in that it comprises at least two CMOS inverter stages, each inverter stage being composed of a first branch comprising at least one P-channel junction field effect transistor (PFET) in series between a first power supply potential VDD and an output node from the inverter stage, and a second branch comprising at least one N-channel junction field effect transistor (NFET) in series between the said output node from the inverter stage and a second power supply potential, the said transistors of each inverter stage having their grids connected together to receive an input signal, the input to each of the inverters directly or indirectly receiving the input signal of the said circuit, the output signal from the said circuit being obtained directly or indirectly by the output signal from one of the inverter stages, and in that the substrate potential of each transistor of at least one inverter stage called the controlled inverter stage, is dynamically controlled by a control signal output from the said circuit.
Circuit according to the above claim, characterised in that the said signals determined by the states of the circuit located on the output side of the said controlled inverter stage are output signals from inverter stages called control inverter stages, located on the output side of the said controlled inverter stage.
Circuit according to the above claim, characterised in that the said control inverter stages are separated from the said controlled inverter stage by an even number (or zero) of inverter stages.
Circuit according to one of the above claims, characterised in that the substrate potential of transistors of the first inverter stage is controlled.
Circuit according to one of the above claims, characterised in that it includes three inverter stages.
Circuit according to the above claim, characterised in that the first two inverter stages are chained such that the output signal from the first inverter is applied to the input to the second inverter.
Circuit according to the above claim, characterised in that the second and third inverter stages are chained such that the output signal from the second inverter is applied to the input of the third inverter.
Circuit according to one of the above claims, characterised in that only the substrate potentials of transistors in the first stage are dynamically controlled, the substrate potentials for the transistors in inverter stages other than the first inverter stages not being controlled and being either left floating, or fixed to the power supply potentials of the circuit.
Circuit according to one of the above claims, characterised in that the trigger circuit with hysteresis is a Schmitt Trigger circuit.
Circuit according to one of the above claims, characterised in that it is used in the SOI technology.
Circuit integrated on a semiconductor on insulator substrate, characterised in that it comprises at least one trigger circuit with hysteresis according to one of the above claims.
Dependencies are inferred from the claim text.