Methods and apparatus for 3-D FPGA design
OwnerAnantha Chandrakasan, Young-Su Kwon +4inventors
InventorsAnantha Chandrakasan, Young-Su Kwon, Payam Lajevardi, Francis Honore, L. Reif, Donald Troxel
Life of this patent
Estimating the term…
Abstract
Methods, apparatus, and systems are directed to an FPGA that includes a three-dimensional architecture having a component coupled to at least five components across two or more strata. In one embodiment, a FPGA includes a three dimensional switch that can be coupled to at least the five switches, wherein switches are located on first and second stratum. In another embodiment, slice instances are placed in inter-stratum and intra-stratum stages.
Claims23
A method, comprising:
- connecting a first switch of a first tile in an array of FPGA tiles having first and second strata, wherein the first tile is located on the first strata, to a second switch of a second tile on the second strata.
An FPGA device, comprising:
- a three dimensional (3-D) array of tiles each having a 3-D switch and a PLB, wherein a first one of the switches in the array of tiles can be coupled to at least five other ones of the switches in the array of tiles across at least first and second strata.
A CAD system, comprising:
- a processor;
- a memory coupled to the processor, the memory having stored instructions that when executed enable:
- connecting a first switch of a first tile in an array of FPGA tiles having at least first and second strata, wherein the first tile is located on the first strata, to a second switch of a second tile on the second strata.
The system according to claim 21, further including instructions for reducing wire-length as parameter to route and place components in the FPGA.
Dependencies are inferred from the claim text.