Layout verification method and layout design unit
AssigneeFujitsu Limited
InventorManabu Deura
Life of this patent
Estimating the term…
Abstract
By providing plural layers in which circuit components of an integrated circuit using plural voltages are arranged in accordance with used voltages, separately arranging the circuit component to which a high voltage is applied in a specific layer among the plural layers, recognizing the used voltage for each layer, and performing a layout verification by applying a condition in accordance with the used voltage, it is possible to recognize the circuit component, to which a high voltage is applied, on the layout, and to perform the layout verification using a layout rule in accordance with the used voltage using only the layers used in an actual process without newly generating a dummy layer etc.
Claims12
A layout verification method of an integrated circuit using plural voltages having different voltage values, wherein a layout verification is performed by providing plural layers in which circuit components of said integrated circuit are arranged in accordance with used voltages, separately arranging said circuit component to which a high voltage is applied in a specific layer among said plural layers, recognizing the used voltage for each said layer, and applying a condition in accordance with the used voltage.
A layout verification method of an integrated circuit using plural voltages having different voltage values, wherein a layout verification is performed by providing plural layers in which circuit components of said integrated circuit are arranged, recognizing a circuit element, to which a high voltage may be applied in said integrated circuit, from said layer or a combination of said layers, and at the same time recognizing a circuit component connected to said recognized circuit element as one to which a high voltage is applied.
A layout design unit for designing a layout of an integrated circuit using plural voltages having different voltage values, wherein plural layers in which circuit components of said integrated circuit are arranged are provided in accordance with used voltages, and
- wherein said circuit component to which a high voltage is applied is separately arranged in a specific layer among said plural layers.
Dependencies are inferred from the claim text.