Via redundancy based on subnet timing information, target via distant along path from source and/or target via net/subnet characteristic
AssigneeInternational Business Machines Corporation
InventorsAnthony Correale, Lewis Dewey, Jason Hibbeler
Life of this patent
Estimating the term…
Abstract
Methods, systems and program products are disclosed that prioritize each target via for via redundancy based on at least one of the following: subnet timing information, a distance of a target via along a path from a driving source and a target via net/subnet characteristic, and attempt to add a redundant via to each target via based on the prioritization. The invention improves overall yield and reduces timing sensitivity to AC-related defects.
Claims20
A method of adding via redundancy within an integrated circuit (IC) design, the method comprising the steps of:
- identifying a plurality of target vias by determining which vias in the IC design do not have a redundant via;
- prioritizing each target via based on at least one of the following:
- subnet timing information, a distance of a target via along a path from a driving source and a target via net/subnet characteristic;
- and
- attempting to add a redundant via to each target via based on the prioritization.
A system for adding via redundancy within an integrated circuit (IC) design, the system comprising:
- means for identifying a plurality of target vias within the IC design by determining which vias do not have a redundant via;
- means for prioritizing each target via based on at least one of the following:
- subnet timing information, distance of a target via along a path from a driving source and a target via net/subnet characteristic;
- and
- means for attempting to add a redundant via to each target via based on the prioritization.
A program storage device readable by a machine, tangibly embodying a program of instructions executable by the machine to perform a method for adding via redundancy within an integrated circuit (IC) design, the method comprising:
- identifying a plurality of target vias in the IC design by determining which vias do not have a redundant via;
- prioritizing each target via based on at least one of the following:
- subnet timing information, a distance of a target via along a path from a driving source and a target via net/subnet characteristic;
- and
- attempting to add a redundant via to each target via based on the prioritization.
Dependencies are inferred from the claim text.