System management architecture for multi-node computer system
AssigneeInternational Business Machines Corporation
InventorsRalph Begun, Adam Soderlund
Life of this patent
Estimating the term…
Loading patent…
AssigneeInternational Business Machines Corporation
InventorsRalph Begun, Adam Soderlund
Estimating the term…
In a multi-node SMP system, at least one processor per node is enabled to execute the SMM task for the hardware resources that are local to that node. Additionally, each node is allocated its own local SMM code copy in its own SMM memory segment, to allow for improved access and a further reduction in internode traffic. In a preferred embodiment, only a signle processor per node is enabled to execute the SMM tasks, and specific SMM memory locations within the SMM memory segments are allocated and used to report status and results from each node. A root node SMM processor monitors the SMM status entries of the other nodes for completion. To further reduce run-time internode traffic, a per-node resource map is created to identify memory and I/O resources that are specific to a particular node. This per-node resource map is then stored locally within the SMM space on each node, respectively.
A method of managing a multi-node SMP system, with each node in said multi-node SMP system including two or more processors, comprising:
A system of managing a multi-node SMP system, with each node in said multi-node SMP system including two or more processors, comprising:
A computer program product for managing a multi-node SMP system, with each node in said multi-node SMP system including two or more processors, the computer program product comprising a computer-readable storage medium having computer-readable program code embodied in the medium, the computer-readable program code comprising:
Dependencies are inferred from the claim text.