US 2006/0221818 A1Published application

Method, system and storage medium for redundant input/output access

AssigneeInternational Business Machines Corporation

InventorsLuiz Alves, Daniel Casper, Steven Glassen, Daniel Stigliani

Life of this patent

Estimating the term…

Loading patent…

Abstract

A system, method and storage medium for providing redundant I/O access between a plurality of interconnected processor nodes and I/O resources. The method includes determining whether a primary path between the interconnected processor nodes and the I/O resources is operational, where the primary path includes a first processor node and a primary multiplexer. If the primary path is operational, the transactions are routed via the primary path. If the primary path is not operational, the transactions are routed between the interconnected processor nodes and the I/O resources via an alternate path that includes a second processor node and an alternate multiplexer.

Claims20

Dependent claims

A system for providing redundant input/output (I/O) access, the system comprising:

two or more processor nodes including a first processor node and a second processor node, wherein the processor nodes are interconnected by one or more node interconnects for communicating transactions between the processor nodes;
a primary multiplexer including:
a primary upstream port adapted for routing the transactions via the first processor node;
one more downstream ports adapted for routing the transactions to and from I/O resources corresponding to the first processor node via a primary path, the primary path including the first processor node, the primary multiplexer and the I/O resources corresponding to the first processor node;
and
a primary link port;
and
an alternate multiplexer including:
an alternate upstream port adapted for routing the transactions via the second processor node;
and
an alternate link port for routing the transactions to and from the I/O resources corresponding to the first processor node via an alternate path, the alternate path including the second processor node, the alternate multiplexer, the alternate link port, the primary link port, the primary multiplexer and the I/O resources corresponding to the first processor node, wherein the alternate path may be utilized when the primary path is not operational.

8 more elements

Dependencies are inferred from the claim text.