Method to configure phase-locked loop dividing ratio
AssigneeKabushiki Kaisha Toshiba
InventorKazuhiko Miki
Life of this patent
Estimating the term…
Abstract
A system and method for configuring a phased-lock loop (PLL) dividing ratio which does not require the phased-lock loop circuit to lock. In one embodiment, the method includes inducing a substantially minimum or a substantially maximum frequency output from a voltage-controlled oscillator (VCO), and configuring a divider with a corresponding dividing ratio. The method may include grounding an input voltage to the VCO. Alternately, the method may include manipulating inputs to a charge pump providing input to the VCO. The charge pump inputs may be manipulated directly or through a phase-frequency detector providing input to the charge pump and adapted to receive additional input signals.
Claims22
A method for configuring a phase-locked loop circuit (PLL), said method comprising:
- inducing a frequency output from a voltage-controlled oscillator;
- and
- configuring a divider, wherein said configuring comprises setting a dividing ratio based on said frequency output.
A method for configuring a phase-locked loop circuit (PLL), said method comprising:
- inducing a frequency output from a voltage-controlled oscillator;
- measuring the frequency output from the voltage-controlled oscillator;
- analyzing the frequency output, wherein said analyzing comprises referring to a correlation table and selecting a dividing ratio from the correlation table which correlates to the frequency output;
- and
- configuring a divider based on said output, wherein said configuring comprises setting a dividing ratio.
A system for configuring a phase-locked loop circuit (PLL), said system comprising:
- a voltage-controlled oscillator configured to provide a frequency output when a test-signal is asserted;
- and
- a configurable divider, wherein a dividing ratio is configured based upon the frequency output.
Dependencies are inferred from the claim text.