Digital time constant tracking technique and apparatus
AssigneeFreescale Semiconductor, Inc.
InventorsChris Rotchford, Clement Copolillo
Life of this patent
Estimating the term…
Loading patent…
AssigneeFreescale Semiconductor, Inc.
InventorsChris Rotchford, Clement Copolillo
Estimating the term…
Methods and apparatus are provided for tuning out time constant deviations of a network (414) due to process, voltage, and temperature variations. The apparatus (400) comprises a clock reference (404) from which a digital time constant is correlated to the nominal time constant of the network (414). The correlated digital time constant is applied to the network (414), and the output charge/discharge waveform swing is compared to a predetermined reference voltage. If the charge/discharge waveform swing does not match the reference voltage, an offset signal is generated. The offset signal is applied to a control circuit (402) that generates a corresponding tuning signal. The tuning signal is applied to the network (414) to adjust the internal components incrementally until a match is achieved. The apparatus (400) can be configured as a built-in self-test digital time constant tracking circuit, and can be integrated with the network (414) on an IC chip.
A method of tuning out time constant variations in a network, comprising the steps of:
A digital time constant tracking circuit for tuning out time constant variations of a resistor-capacitor (RC) network, comprising:
A digital time constant tracking circuit for stabilizing the time constant and corresponding bandwidth of a filter network, comprising:
Dependencies are inferred from the claim text.