Circuit floorplanning and placement by look-ahead enabled recursive partitioning
OwnerJingsheng Cong, Michail Romesis +1inventors
InventorsJingsheng Cong, Michail Romesis, Joseph Shinnerl
Life of this patent
Estimating the term…
Abstract
Placement or floorplanning of an integrated circuit is performed by constructing legal layouts at every level of a hierarchy of subsets of modules representing the integrated circuit, by scalably incorporating legalization into each level of the hierarchy, so that satisfiability of constraints is explicitly enforced at every level, in order to eliminate backtracking and post-hoc legalization.
Claims36
A method for placement or floorplanning of an integrated circuit, comprising:
- constructing legal layouts at every level of a hierarchy of subsets of modules representing the integrated circuit, by scalably incorporating legalization into each level of the hierarchy, so that satisfiability of constraints is explicitly enforced at every level, in order to eliminate backtracking and post-hoc legalization.
An apparatus for placement or floorplanning of an integrated circuit, comprising:
- a processor;
- and
- logic, performed by the processor, for constructing legal layouts at every level of a hierarchy of subsets of modules representing the integrated circuit, by scalably incorporating legalization into each level of the hierarchy, so that satisfiability of constraints is explicitly enforced at every level, in order to eliminate backtracking and post-hoc legalization.
An article of manufacture embodying logic for performing a method for placement or floorplanning of an integrated circuit, the method comprising:
- constructing legal layouts at every level of a hierarchy of subsets of modules representing the integrated circuit, by scalably incorporating legalization into each level of the hierarchy, so that satisfiability of constraints is explicitly enforced at every level, in order to eliminate backtracking and post-hoc legalization.
Dependencies are inferred from the claim text.