Carrier leak reduction transmitter circuit
AssigneeRenesas Technology Corp.
InventorsSatoshi Tanaka, Yukinori Akamine
Life of this patent
Estimating the term…
Loading patent…
AssigneeRenesas Technology Corp.
InventorsSatoshi Tanaka, Yukinori Akamine
Estimating the term…
A transmitter circuit has two mixers that modulate a carrier wave according to an input signal, outputs a signal having information in a phase and an amplitude, detects a DC offset in each of the mixers, and adds a DC voltage that corrects the detected DC offset to the input signal of the mixers. The mixer is a double balanced mixer having two load resistors, and the transmitter circuit has a resistor that is connected between a node of two load resistors and a power supply, a limiter amplifier that amplifies a signal that appears at the node when the potential of the input terminal of the differential input signal of the double balanced mixer is alternately set to a first potential and a second potential, and a control unit that changes the first and second potentials by using a signal that is outputted by the limiter amplifier. The first and second potentials that are converged in a feedback loop formed with the above structure become a potential of the DC voltage that corrects the DC offset.
A transmitter circuit that outputs a first signal having information in a phase and an amplitude, the transmitter circuit comprising:
The transmitter circuit according to claim 2,
A transmitter circuit, comprising:
Dependencies are inferred from the claim text.