Method for forming metal interconnection of semiconductor device
AssigneeDongbu Electronics Co., Ltd.
InventorSeung Kim
Life of this patent
Estimating the term…
Loading patent…
AssigneeDongbu Electronics Co., Ltd.
InventorSeung Kim
Estimating the term…
A method for forming a metal interconnection of a semiconductor device avoids over-etching and under-etching through the use of the “self-stop” function of a nitridation layer, to prevent the occurrence of openings and voids in a copper interconnection and to obtain a constant trench depth. The method includes forming nitride films on a semiconductor substrate by primary annealing, the semiconductor substrate being provided with a first IMD film and a tungsten plug; depositing a second IMD film on the semiconductor substrate on which the nitride films are formed; depositing a photoresist on the second IMD film and patterning the photoresist; etching the second IMD film using the patterned photoresist to form a trench; removing the nitride films using a chemical; depositing a copper barrier metal film and a copper seed layer in the trench from which the nitride films are removed, and depositing copper; secondarily annealing the substrate on which the copper is deposited; and planarizing the secondarily annealed substrate by chemical-mechanical polishing
A method for forming a metal interconnection of a semiconductor device, comprising:
A semiconductor device, comprising:
Dependencies are inferred from the claim text.
Drawings are temporarily unavailable. Open the PDF at USPTO
From the US filing history. Foreign family members aren’t listed.
Backward citations are indexed for grants only.
In openings in dielectrics: the barrier, adhesion or liner layers being on top of a main fill metal
Of conductive barrier, adhesion or liner layers: by formation methods other than physical vapour deposition [PVD], chemical vapour deposition…
Of dielectric parts thereof: of dielectric parts comprising thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or…
Of dielectric parts thereof: by forming openings in the dielectric parts
Term end not estimated
This application claims the benefit of Korean Patent Application No. 10-2004-0114635, filed on Dec. 29, 2004, which is hereby incorporated by reference for all purposes as if fully set forth herein.
1. Field of the Invention
The present invention relates to metal interconnection formation in semiconductor devices, and more particularly, to a method for forming a metal interconnection of a semiconductor device, in which, in a single damascene process using lower and upper inter-metal dielectric (IMD) films, a nitridation layer is thinly deposited and annealed before forming a trench in the upper IMD film. This obtains a constant trench depth by avoiding over-etching or under-etching when forming the trench, thereby preventing the occurrence of openings and voids in a copper interconnection.
The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate embodiment(s) of the invention and together with the description serve to explain the principles of the invention. In the drawings:
FIG. 1A is a cross-sectional view of a metal interconnection of a semiconductor device formed according to a related art method, illustrating an under-etching condition;
FIG. 1B is a cross-sectional view of a metal interconnection of a semiconductor device formed according to a related art method, illustrating an over-etching condition; and
Reference will now be made in detail to embodiments of the present invention, examples of which are illustrated in the accompanying drawings. Wherever possible, like reference designations will be used throughout the drawings to refer to the same or similar parts.
Referring to FIG. 2, illustrating a method for forming a metal interconnection of a semiconductor device according to the present invention, a contact hole is formed in a first IMD film 201 formed of silicon on a semiconductor substrate (not shown), and the contact hole is filled with a tungsten plug 202. A nitridation layer is formed on the first IMD film 201 by primary annealing under an ambient of nitrogen, thereby forming nitride films 203 and 204. Namely, a silicon nitride film 203 is formed on the surface of the first IMD film 201 and a tungsten nitride film 204 is formed on the surface of the tungsten plug 202.
During an etching of an trench, the nitride films 203 and 204 serve as a “self-stop” layer but, due to their high dielectric constants, slow the operating speed of the device. Therefore, it is preferable that the nitride films 203 and 204 are thinly formed by annealing or primary annealing to minimize their dielectric constants. In an embodiment, the primary annealing is performed at a temperature between 200° C. and 700° C. using a rapid thermal process or a furnace. Nitrogen (N2), anhydrous ammonia (NH3), or a material that can be nitrified with a lower layer may be used as the nitridation layer.