Back to results
US 2006/0140191 A1Published application
Multi-level scheduling using single bit vector
OwnerUday Naikinventor
Life of this patent
Estimating the term…
Abstract
In general, in one aspect, the disclosure describes an apparatus that includes a multi-level queue structure to store data. The multi-level queue structure includes a plurality of queues segregated into more than one priority level. The apparatus further includes a scheduler to schedule transmission of the data from said multi-level queue structure. The scheduler performs multi-level scheduling of the multi-level queue structure utilizing a single data bit vector organized by priority. The single data bit vector indicates occupancy status of associated queues.
Claims30
An apparatus comprising
- a multi-level queue structure to store data, wherein said multi-level queue structure includes a plurality of queues segregated into more than one priority level;
- and
- a scheduler to schedule transmission of the data from said multi-level queue structure, wherein said scheduler performs multi-level scheduling of said multi-level queue structure utilizing a single data bit vector organized by priority, wherein the single data bit vector indicates occupancy status of associated queues.
A method comprising
- storing data in a multi-level queue structure, wherein said multi-level queue structure includes a plurality of queues segregated into more than one priority level;
- maintaining a single data bit vector organized by priority, wherein the single data bit vector indicates occupancy status of associated queues;
- scheduling transmission of the data from said multi-level queue structure by utilizing the single data bit vector.
A store and forward device comprising
- a plurality of interface cards to receive and transmit data, wherein said interface cards include a multi-level queue structure to store the data, wherein the multi-level queue structure includes a plurality of queues segregated into more than one priority level and assigned weights;
- a switch to provide selective connectivity between said interface cards;
- and
- a scheduler to schedule transmission of the data from the multi-level queue structure, wherein said scheduler performs multi-level scheduling of the multi-level queue structure utilizing a single data bit vector and a single credit vector, wherein the single data bit vector and the single credit vector are organized by priority, and wherein the single data bit vector indicates occupancy status of associated queues and the single credit bit vector indicates credit status of associated queues.
1 more element
Dependencies are inferred from the claim text.