Display and array substrate
OwnerMakoto Shibusawainventor
Life of this patent
Estimating the term…
Abstract
Each pixel of a display includes a light emitting element including an anode connected to a high potential power supply terminal, a cathode, and an active layer interposed between the anode and the cathode, a drive control element including a p channel thin film transistor whose drain is connected to a low potential power supply terminal lower in electric potential than the high potential power supply terminal, an output control switch connected between the cathode and a source of the p channel thin film transistor, a capacitor connected between a gate of the p channel thin film transistor and the source, and a diode connecting switch connected between the gate and the drain.
Claims14
A display comprising pixels arranged in a matrix form, wherein each of the pixels comprises:
- a light emitting element including an anode connected to a high potential power supply terminal, a cathode, and an active layer interposed between the anode and the cathode;
- a drive control element including a p channel thin film transistor whose drain is connected to a low potential power supply terminal lower in electric potential than the high potential power supply terminal;
- an output control switch connected between the cathode and a source of the p channel thin film transistor;
- a capacitor connected between a gate of the p channel thin film transistor and the source;
- and
- a diode connecting switch connected between the gate and the drain.
A display comprising pixels arranged in a matrix form, wherein each of the pixels comprises:
- a light emitting element including an anode, a cathode connected to a low potential power supply terminal, and an active layer interposed between the anode and the cathode;
- a drive control element including an n channel thin film transistor whose drain is connected to a high potential power supply terminal higher in electric potential than the low potential power supply terminal;
- an output control switch connected between the anode and a source of the n channel thin film transistor;
- a capacitor connected between a gate of the n channel thin film transistor and the source;
- and
- a diode connecting switch connected between the gate and the drain.
An array substrate comprising pixel circuits arranged in a matrix form, wherein each of the pixel circuits comprises:
- a cathode of a light emitting element;
- a drive control element including a p channel thin film transistor whose drain is connected to a power supply terminal;
- an output control switch connected between the cathode and a source of the p channel thin film transistor;
- a capacitor connected between a gate of the p channel thin film transistor and the source;
- and
- a diode connecting switch connected between the gate and the drain.
An array substrate comprising pixel circuits arranged in a matrix form, wherein each of the pixel circuits comprises:
- an anode of a light emitting element;
- a drive control element including an n channel thin film transistor whose drain is connected to a power supply terminal;
- an output control switch connected between the anode and a source of the n channel thin film transistor;
- a capacitor connected between a gate of the n channel thin film transistor and the source;
- and
- a diode connecting switch connected between the gate and the drain.
Dependencies are inferred from the claim text.