Integrated circuit packaging device and method for matching impedance
AssigneeFreescale Semiconductor, Inc.
InventorsFernando Hidalgo, Phuong Huynh, John McCorkle
Life of this patent
Estimating the term…
Loading patent…
AssigneeFreescale Semiconductor, Inc.
InventorsFernando Hidalgo, Phuong Huynh, John McCorkle
Estimating the term…
An integrated circuit device is provided. The integrated circuit includes an integrated circuit chip (110) having a chip input/output element (240); a packaging component (220) having a package input/output element (270); two or more connection elements (260) for connecting the chip input/output element with the package input/output element; and a protective layer (290) covering the integrated circuit chip, the two or more connection elements, and a portion of the packaging such that the package input/output element is uncovered. The two or more connection elements are configured to provide a set input/output impedance at the package input/output element. This is accomplished by considering the inductive and capacitive properties of each connection element, and selecting an appropriate number and orientation for the one or more connection elements.
An integrated circuit device, comprising:
(canceled)
(canceled)
(canceled)
(canceled)
An integrated circuit device, comprising:
A method of matching the input/output impedance of an integrated circuit device, comprising:
Dependencies are inferred from the claim text.