Semiconductor device package
AssigneeSamsung Electronics Co., Ltd.
InventorsHeung-Kyu Kwon, Tae-Je Cho, Kyung-Lae Jang
Life of this patent
Estimating the term…
Loading patent…
AssigneeSamsung Electronics Co., Ltd.
InventorsHeung-Kyu Kwon, Tae-Je Cho, Kyung-Lae Jang
Estimating the term…
Provided is a semiconductor device package in which instability of a bonding wire that may occur when a plurality of semiconductor chips are stacked is prevented and which obtains a light, thin and small structure. The semiconductor device package includes a substrate having a plurality of substrate pads on a top surface of the semiconductor device package and includes a plurality of semiconductor chips stacked on the substrate. Each of the semiconductor chips have a chip pad electrically connected to a common pin, e.g., to which a common signal may be concurrently applied to each of the semiconductor chips. An interposer chip, also stacked on the substrate, has a connecting wire electrically connected to the chip pad, the common pin of each of the semiconductor chips being thereby electrically coupled at the connecting wire via the chip pad, and the connecting wire being thereby electrically connected to the substrate pad.
A semiconductor device package comprising:
A semiconductor device package comprising:
A method of forming a semiconductor device package, the method comprising:
Dependencies are inferred from the claim text.