Loading patent…
AssigneeMicron Technology, Inc.
InventorsPierre Fazan, Viju Mathews
Estimating the term…
An integrated circuit structure includes a digit line and an electrode adapted to be part of a storage cell capacitor and includes a barrier layer interposed between a conductive plug and an oxidation resistant layer. An insulative layer protects sidewalls of the barrier layer during deposition and anneal of a dielectric layer. The method includes forming the conductive plug recessed in an insulative layer. The barrier layer is formed in the recess and the top layer. An oxidation resistant conductive layer and a further oxide layer are formed in the recess. The conductive layer is planarized to expose the oxide or oxide/nitride layer. The oxide layers are then etched to expose the top surface and vertical portions of the conductive layer. A dielectric layer is formed to overlie the storage node electrode. A cell plate electrode is fabricated to overlie the dielectric layer.
An integrated circuit structure, comprising:
An integrated circuit structure, comprising:
An integrated circuit structure, comprising:
An integrated circuit structure, comprising:
An integrated circuit structure, comprising:
An integrated circuit structure, comprising:
Dependencies are inferred from the claim text.