Method of parasitic extraction from a previously calculated capacitance solution
AssigneeLSI Logic Corporation
InventorsJohn Corbeil, Daniel Prevedel, Robert Davis
Life of this patent
Estimating the term…
Loading patent…
AssigneeLSI Logic Corporation
InventorsJohn Corbeil, Daniel Prevedel, Robert Davis
Estimating the term…
A method and computer program product for parasitic extraction from a previously calculated capacitance solution include steps of: (a) receiving as input a design database for an integrated circuit design; (b) receiving as input a first set of operating conditions and a second set of operating conditions for the integrated circuit design; (c) calculating a first resistance solution and a single capacitance solution from the design database and the first set of operating conditions; (d) performing a parasitic extraction of the first resistance solution and the single capacitance solution to generate a first set of parasitic values; (e) calculating a second resistance solution from the design database and the second set of operating conditions; (f) performing a parasitic extraction of the second resistance solution and the single capacitance solution to generate a second set of parasitic values; and (g) generating as output the first set of parasitic values and the second set of parasitic values.
A method comprising steps of:
A computer program product comprising:
Dependencies are inferred from the claim text.