Manufacture method of MOS semiconductor device having extension and pocket
AssigneeYamaha Corporation
InventorTakayuki Kamiya
Life of this patent
Estimating the term…
Loading patent…
AssigneeYamaha Corporation
InventorTakayuki Kamiya
Estimating the term…
A gate insulating film is formed on the surface of a semiconductor substrate in an opening of a field insulating film, and thereafter a gate electrode and a capacitor lower electrode made of doped polysilicon or the like are formed on the insulating film. Pocket regions are formed by an ion implantation process using the field insulating film and gate electrode as a mask, and thereafter an insulating layer is formed by CVD or the like covering the electrodes. Extension regions are formed by an ion implantation process via the insulating layer. An offset distance between the pocket region and the associated extension region can be determined at a high precision in accordance with a thickness of the insulating layer. After side spacers are formed, high concentration source/drain regions are formed.
A semiconductor device manufacture method comprising the steps of:
Dependencies are inferred from the claim text.