MOS transistor on an SOI substrate with a body contact and a gate insulating film with variable thickness
AssigneeRenesas Technology Corp.
InventorsShigenobu Maeda, Takuji Matsumoto, Toshiaki Iwamatsu, Takashi Ipposhi
Life of this patent
Estimating the term…
Abstract
It is an object to provide an SOI device capable of carrying out body fixation and implementing a quick and stable operation. A gate insulating film (11) having a thickness of 1 to 5 nm is provided between a portion other than a gate contact pad (GP) of a gate electrode (12) and an SOI layer (3), and a gate insulating film (110) having a thickness of 5 to 15 nm is provided between the gate contact pad (GP) and the SOI layer (3). The gate insulating film (11) and the gate insulating film (110) are provided continuously.
Claims19
A method of manufacturing a semiconductor device comprising an MOS transistor provided on an SOI layer of an SOI substrate in which a semiconductor substrate, a buried oxide film and said SOI layer are sequentially provided, and a body contact portion provided in a surface of said SOI layer and capable of fixing an electric potential from an outside,
- a gate electrode of said MOS transistor having a shape seen on a plane such that at least one of ends in a direction of a gate width is enlarged in a direction of a gate length to constitute a gate contact pad,
- said body contact portion being provided in said surface of said SOI layer on an outside of said end in said direction of said gate width of said gate contact pad and being electrically connected to a channel formation region provided under said gate electrode through said SOI layer, and
- a gate insulating film of said MOS transistor including a first portion having a first thickness and a second portion having a second thickness in said direction of said gate width, said second thickness being greater than said first thickness,
- the method comprising the steps of
- (a) selectively forming an insulating film having said second thickness including said second portion of said gate insulating film on said SOI layer;
- and
- (b) selectively forming an insulating film having said first thickness including said first portion of said gate insulating film on said SOI layer to be provided continuously with said insulating film having said second thickness including said second portion,
- wherein said step (a) includes a step of forming said insulating film having said second thickness in a region to be a lower part of at least said gate contact pad.
A method of manufacturing a semiconductor device comprising an MOS transistor provided on an SOI layer of an SOI substrate in which a semiconductor substrate, a buried oxide film and said SOI layer are sequentially provided, and a body contact portion provided in a surface of said SOI layer and capable of fixing an electric potential from an outside, a gate insulating film of said MOS transistor including a first portion which does not have fluorine in a direction of a gate width and a second portion having said fluorine, the method comprising the steps of:
- (a) patterning, on said SOI layer, a resist mask having an opening portion to be a region in which an insulating film having said fluorine including said second portion of said gate insulating film is to be formed;
- (b) implanting a fluorine ion from said opening portion into said SOI layer;
- and
- (c) removing said resist mask and then oxidizing said SOI layer.
A method of manufacturing a semiconductor device comprising an MOS transistor provided on an SOI layer of an SOI substrate in which a semiconductor substrate, a buried oxide film and said SOI layer are sequentially provided, and a body contact portion provided in a surface of said SOI layer and capable of fixing an electric potential from an outside, a gate insulating film of said MOS transistor including a firs portion having a first thickness and a second portion having a second thickness in a direction of a gate width, said second thickness being greater than said first thickness, the method comprising the steps of
- (a) patterning, on said SOI layer, a resist mask having an opening portion to be a region in which an insulating film having said first thickness including said first portion of said gate insulating film is to be formed;
- (b) implanting a nitrogen ion from said opening portion into said SOI layer;
- and
- (c) removing said resist mask and then oxidizing said SOT layer on such a condition that an insulating film having said second thickness is formed.
Dependencies are inferred from the claim text.