Wafer scale integration of electroplate 3D structures using successive lithography, electroplated sacrifical layers, and flip-chip bonding
AssigneePalo Alto Research Center Incorporated
InventorsMichel Rosa, Eric Peeters
Life of this patent
Estimating the term…