Probe card, method of manufacturing the probe card and alignment method
AssigneeMatsushita Electric Industrial Co., Ltd.
InventorsKenji Yamada, Yoshirou Nakata
Life of this patent
Estimating the term…
Loading patent…
AssigneeMatsushita Electric Industrial Co., Ltd.
InventorsKenji Yamada, Yoshirou Nakata
Estimating the term…
A probe card for a wafer level test of electrical characteristics of a plurality of semiconductor integrated circuit devices formed on a semiconductor wafer. The card has a thin film with bumps on which a plurality of bumps to be respectively brought into contact with all of inspection electrodes of the semiconductor integrated circuit devices are formed, and which is held on a rigid ceramic ring. An alignment mark constituted by a bump formed simultaneously with the bumps for contact is added to the thin film with bumps. The desired position of the alignment mark relative to the bumps for contact is maintained. Therefore, a change in position accuracy of the bumps for contact can be easily measured by an image processor with reference to the alignment mark. An optimum position for contact between the wafer to be inspected and the inspection electrodes on the wafer can be computed from the measurement result.
A probe card for a wafer level test of electrical characteristics of a plurality of semiconductor integrated circuit devices formed on a semiconductor wafer, said probe card comprising:
A method of manufacturing a probe card for a wafer level test of electrical characteristics of a plurality of semiconductor integrated circuit devices formed on a semiconductor wafer, the method comprising:
An alignment method for a wafer level test of electrical characteristics of a plurality of semiconductor integrated circuit devices, comprising:
Dependencies are inferred from the claim text.