Integrated circuit memory devices that support detection of write errors occuring during power failures and methods of operating same
OwnerHyun-Mo Chung, Chan-Ik Parkinventors
Life of this patent
Estimating the term…
Loading patent…
OwnerHyun-Mo Chung, Chan-Ik Parkinventors
Estimating the term…
Integrated circuit devices that support error detection include a non-volatile memory device having a memory array therein containing a plurality of pages of memory cells. A memory controller is also provided. The memory controller is electrically coupled to the non-volatile memory device and is configured to provide the non-volatile memory device with a plurality of segments of page data during a page write operation. The plurality of segments of page data include a plurality of segments of checksum data that identify a number of non-volatile memory cells to be programmed with write data during the page write operation. Additional checksum data is also generated for comparison and error detection purposes during a page read operation.
An integrated circuit device, comprising:
An integrated circuit device, comprising:
A method of operating an integrated circuit memory device, comprising the steps of:
A method of operating an integrated circuit memory device, comprising the steps of:
Dependencies are inferred from the claim text.