Thin film transistor array panel and manufacturing method therefor
AssigneeSamsung Electronics Co., Ltd.
InventorsJe Lee, Yang Bae, Beom Cho, Chang Jeong
Life of this patent
Estimating the term…
Loading patent…
AssigneeSamsung Electronics Co., Ltd.
InventorsJe Lee, Yang Bae, Beom Cho, Chang Jeong
Estimating the term…
A thin film transistor array panel includes a source electrode and a drain electrode composed of a Mo alloy layer and a Cu layer, and an alloying element of the Mo alloy layer forms a nitride layer as a diffusion barrier against the Cu layer. The nitride layer can be formed between the Mo alloy layer and the Cu layer, between the Mo alloy layer and the semiconductor layer or in the Mo alloy layer. A method of fabricating a thin film transistor array panel includes forming a data line having a first conductive layer and a second conductive layer, the first conductive layer containing a Mo alloy and the second conductive layer containing Cu, and performing a nitrogen treatment so that an alloying element in the first conductive layer forms a nitride layer. The nitrogen treatment can be performed before forming the first conductive layer, after forming the first conductive layer, or during forming the first conductive layer.
A thin film transistor array panel comprising:
A method of fabricating a thin film transistor array panel comprising:
Dependencies are inferred from the claim text.