Incremental erasing of flash memory to improve system performance
OwnerHugo Cheung, Rituparna Ghoshinventors
Life of this patent
Estimating the term…
Loading patent…
OwnerHugo Cheung, Rituparna Ghoshinventors
Estimating the term…
A method and system for erasing a page in a flash memory system including a CPU (11), a flash memory (12) including an array of flash memory cells (1), a flash memory controller (12A) coupled to the flash memory (12) and also coupled by a memory bus (19) to the CPU (11) operate the CPU (11) in response to a page erase signal produced during execution by the CPU (11) of a user application program to erase a page of the flash memory by causing the CPU (11) to generate a first incremental erase interval of substantially shorter duration than a total erase time required to erase the flash memory, cause the memory controller (12A) to take control of the memory bus and apply erase signals to the flash memory cells of the page during the first incremental erase interval, and cause the CPU (11) to take control of the memory bus (19) after the first incremental erase interval and execute a pending task. This procedure is repeated for a plurality of additional incremental erase intervals, respectively, the cumulative amount of time of all of the incremental erase intervals being sufficient to result in erasure of the page with a determined retention time.
A system comprising:
A method of erasing a page in a system including a CPU, a flash memory including an array of flash memory cells, a flash memory controller coupled to the flash memory and also coupled by a memory bus to the CPU, the method comprising:
A system comprising:
Dependencies are inferred from the claim text.