Back to results
US 2006/0041773 A1Published application
Signal processor and method for processing a signal
AssigneeKabushiki Kaisha Toshiba
InventorGoichi Otomo
Life of this patent
Estimating the term…
Abstract
A signal processor includes a reference clock generator configured to generate a reference clock as a synchronization reference for a signal processing. A counter is configured to count the reference clock. A frequency controller is configured to sample a count value of the counter by utilizing an input clock, to compare an increment value increased from the last sampled value with an expected value, and to control a frequency of the reference clock in accordance with a comparison result.
Claims20
A signal processor comprising:
- a reference clock generator configured to generate a reference clock as a synchronization reference for a signal processing;
- a counter configured to count the reference clock;
- and
- a frequency controller configured to sample a count value of the counter by utilizing an input clock, to compare an increment value increased from the last sampled value with an expected value, and to control a frequency of the reference clock in accordance with a comparison result.
1 more element
A signal processor comprising:
- a reference clock generator configured to generate a reference clock as a synchronization reference for a signal processing;
- a counter configured to count the reference clock;
- and
- a frequency controller configured to sample a count value of the counter by utilizing a synchronization signal of a video input signal, to compare an increment value increased from the last sampled value with an expected value, and to control a frequency of the reference clock in accordance with a comparison result.
1 more element
A method for processing a signal comprising:
- generating a reference clock as a synchronization reference for a signal processing;
- generating a count value by counting the reference clock;
- sampling the count value by utilizing an input clock;
- comparing an increment value increased from the last sampled value with an expected value;
- and
- controlling a frequency of the reference clock in accordance with a comparison result.
3 more elements
Dependencies are inferred from the claim text.