Loading patent…
AssigneeInternational Business Machines Corporation
InventorsClaude Basso, Jean Calvignac, Chih-jen Chang, Gordon Davis, Fabrice Verplanken
Estimating the term…
A method and structure is provided for buffering data packets having a header and a remainder in a network processor system. The network processor system has a processor on a chip and at least one buffer on the chip. Each buffer on the chip is configured to buffer the header of the packets in a preselected order before execution in the processor, and the remainder of the packet is stored in an external buffer apart from the chip. The method comprises utilizing the header information to identify the location and extent of the remainder of the packet. The entire selected packet is stored in the external buffer when the buffer of the stored header of the given packet is full, and moving only the header of a selected packet stored in the external buffer to the buffer on the chip when the buffer on the chip has space therefor.
A method for buffering data packets, each having a header portion and a remainder portion in a network processor system, which network processor system has a processor on a chip and at least one buffer on said chip, and wherein each said buffer on said chip is configured to buffer said header portion of said data packets in a preselected order prior to execution in said processor, and wherein said remainder portion of said data packet is stored in an external buffer apart from said chip, said method comprising the steps of:
A computer program contained on media for buffering data packets, each having a header portion and a remainder portion in a network processor system, which network processor system has a processor on a chip and at least one buffer on said chip, and wherein each said buffer on said chip is configured to buffer said header portion of said data packets in a preselected order prior to execution in said processor, and wherein said remainder portion of said data packet is stored in an external buffer apart from said chip, said program comprising the steps of:
A structure for buffering data packets, each having a header portion and a remainder portion in a network processor system, which network processor system has a processor on a chip and at least one buffer on said chip, comprising each said buffer on said chip being configured to buffer said header portion of said data packets in a preselected order prior to execution in said processor, said remainder portion of said data packet being stored in an external buffer apart from said chip, including a program for:
Dependencies are inferred from the claim text.