Semiconductor device and method of manufacturing the same
AssigneeKabushiki Kaisha Toshiba
InventorsYoshinori Tsuchiya, Akira Nishiyama
Life of this patent
Estimating the term…
Loading patent…
AssigneeKabushiki Kaisha Toshiba
InventorsYoshinori Tsuchiya, Akira Nishiyama
Estimating the term…
Disclosed is a semiconductor device comprising a semiconductor substrate having isolation regions a p-type MIS transistor comprising a pair of source/drain regions formed in the semiconductor substrate, a gate insulating film formed on the semiconductor substrate, and a gate electrode formed on the gate insulating film and having a first metal layer at least at the gate electrode/gate insulator interface, and an n-type MIS transistor comprising a pair of source/drain regions formed in the semiconductor substrate, a gate insulating film formed on the semiconductor substrate, and a gate electrode formed on the gate insulating film and having a boride layer of the first metal at least at an interface thereof with the gate insulating film.
A semiconductor device comprising:
A semiconductor device comprising:
A method of manufacturing a semiconductor device, comprising:
The method according to claim 14, further comprising injecting an impurity into the semiconductor substrate by using the gate electrode as a mask prior to forming the sidewall insulating film on a sidewall of the gate electrode, thereby forming a heavily doped impurity region.
A method of manufacturing a semiconductor device, comprising:
A method of manufacturing a semiconductor device, comprising:
A method of manufacturing a semiconductor device, comprising:
Dependencies are inferred from the claim text.