Integrated circuit
AssigneeHewlett-Packard Development Company, L.P.
InventorTyler James Johnson
Life of this patent
Estimating the term…
Abstract
An integrated circuit (“IC”) comprising a plurality of logic modules. The IC further comprises a plurality of bus segments each associated with one of the logic modules; a debug bus interconnecting the bus segments in a ring; and a debug port connected to the debug bus for accessing debug data on the debug bus. Each bus segment takes in data from the logic module associated therewith and outputs the data to the debug bus to be forwarded to the next bus segment along the ring.
Claims35
An integrated circuit (“IC”) comprising a plurality of logic modules, the IC further comprising:
- a plurality of bus segments each associated with one of the logic modules;
- a debug bus interconnecting the bus segments in a ring;
- and
- a debug port connected to the debug bus for accessing debug data on the debug bus,
- wherein each bus segment takes in data from the logic module associated therewith and outputs the data to the debug bus to be forwarded to the next bus segment along the ring.
An integrated circuit (“IC”) comprising:
- a debug bus configured as a ring, wherein data traverses the debug bus in only one direction;
- a plurality of debug bus interface modules (“DBIM”) connected to the debug bus;
- and
- an observability port connected to the debug bus for accessing data on the debug bus,
- wherein each DBIM takes in data from local logic associated therewith and outputs the data to the debug bus to be forwarded to the next DBIM along the ring.
A method of implementing a debug bus in an integrated circuit (“IC”) comprising a plurality of logic modules each associated with one of a plurality of debug bus interface modules (“DBIMs”), wherein the DBIMs are interconnected in a ring via the debug bus, the method comprising:
- one of the DBIMs interfacing data from the logic module associated therewith to the debug bus;
- and
- forwarding the data to the next DBIM along the debug bus, the next DBIM processing the data received from the previous DBIM.
Dependencies are inferred from the claim text.