Back to results
US 2004/0205282 A1Published application
Methods and systems for improving delayed read handling
AssigneeLSI Logic Corporation
InventorsRichard L. Solomon, Jill A. Thomas
Life of this patent
Estimating the term…
Loading patent…
Loading patent…
AssigneeLSI Logic Corporation
InventorsRichard L. Solomon, Jill A. Thomas
Estimating the term…
Methods and systems for improving delayed read handling in a loop of delayed commands among a larger set of commands in a queue of commands are disclosed. In general, when commands in a delayed loop are completed out of order, “holes” are left in the command queue. Skipping over such “holes” consumes multiple clock cycles before another command can be issued, as each “hole” must be examined first in order to determine that it no longer contains a valid read command. A loop of delayed read commands can thus be created from among a larger set of commands in a queue of commands with each command entry having a pointer to the next valid command. Valid delayed read commands in the loop of commands can then be processed by automatically advancing between any two valid delayed read commands among the loop of commands. In this manner, the time to advance between any two commands in the delayed read loop is constant and PCI read performance thereof can be dramatically improved.
A method for improving delayed read handling in a loop of delayed commands among a larger set of commands in a queue of commands, said method comprising the steps of:
A method for improving delayed read handling in a loop of delayed commands among a larger set of commands in a queue of commands, said method comprising the steps of:
A system for improving delayed read handling in a loop of delayed commands among a larger set of commands in a queue of commands, said system comprising:
A system for improving delayed read handling in a loop of delayed commands among a larger set of commands in a queue of commands, said system comprising:
Dependencies are inferred from the claim text.