Through-via vertical interconnects, through-via heat sinks and associated fabrication methods
AssigneeMcnc
InventorsWilliam Devereux Palmer, Salvature Bonafede, Dorota Temple, Brian Stoner
Life of this patent
Estimating the term…
Loading patent…
AssigneeMcnc
InventorsWilliam Devereux Palmer, Salvature Bonafede, Dorota Temple, Brian Stoner
Estimating the term…
An improved through-via vertical interconnect, through-via heat sinks and associated fabrication techniques are provided for. The devices benefit from an organic dielectric layer that allows for low-temperature deposition processing. The low-temperature processing used to form the through-via interconnects and heat sinks allows for the formation of the interconnects and heat sinks at any point in the fabrication of the semiconductor device, including post-formation of active devices and associated circuitry. The through-via vertical interconnects of the present invention are fabricated so as to insure conformal thickness of the various layers that form the interconnect constructs. As such, the interconnects can be formed with a high aspect ratio, in the range of about 4:1 to about 10:1, substrate thickness to interconnect diameter.
A through-via vertical interconnect device, the device comprising:
A method for fabricating through-via vertical interconnects, the method comprising the steps of:
A through-via vertical interconnect device, the device comprising:
A multi-substrate semiconductor device, the device comprising:
Dependencies are inferred from the claim text.