Semiconductor chip package and method for manufacturing the same
AssigneeAdvanced Semiconductor Engineering, Inc.
InventorsSu Tao, Shih Chang Lee
Life of this patent
Estimating the term…
Loading patent…
AssigneeAdvanced Semiconductor Engineering, Inc.
InventorsSu Tao, Shih Chang Lee
Estimating the term…
A semiconductor chip package mainly comprises an interconnection substrate, a central substrate, a peripheral substrate and a semiconductor chip sandwiched between the interconnection substrate and the central substrate. The interconnection substrate has a recessed cavity for receiving the semiconductor chip. The present invention is characterized in that the peripheral substrate is separated from the central substrate thereby decreasing the stresses caused by CTE mismatch of the semiconductor chip package. Furthermore, both the central substrate and the peripheral substrate are mechanically and electrically connected to the interconnection substrate such that the semiconductor chip is electrically connected to the peripheral substrate through the central substrate and the interconnection substrate. The present invention further provides a method for manufacturing the semiconductor chip package.
A semiconductor chip package comprising:
A method for manufacturing a semiconductor chip package, the method comprising the following steps of:
A substrate for use in a semiconductor chip package, the substrate comprising:
A semiconductor chip package comprising:
Dependencies are inferred from the claim text.