Method and system for cascading analyzer trace memories
AssigneeLeCroy Corporation
InventorJan Dedek
Life of this patent
Estimating the term…
Loading patent…
AssigneeLeCroy Corporation
InventorJan Dedek
Estimating the term…
Cascaded analyzer trace memories are described herein. According to one embodiment, the method comprises receiving a packet stream in a master analyzer and a slave analyzer, wherein the master analyzer includes a first trace memory, and wherein the slave includes a second trace memory. According to one embodiment, the method further comprises determining whether the first trace memory has been filled past a memory address. According to one embodiment, if the first trace memory has not been filled past the memory address, storing one or more packets of the packet stream in the first trace memory. In one embodiment, if the first trace memory has been filled past the memory address, performing the following operations: marking a location in the first trace memory, transmitting a signal to the slave analyzer, and storing one or more packets of the packet stream in the second trace memory.
A method comprising:
A method comprising:
A method comprising:
A machine-readable medium that provides instructions, which when executed by a machine, cause the machine to perform operations comprising:
An apparatus comprising:
A system comprising:
The system of claim 24, wherein the plurality of analyzers use a common clock.
Dependencies are inferred from the claim text.