Semiconductor memory device capable of executing refresh operation according to refresh space
AssigneeRenesas Technology Corp.
InventorYasuhiro Kashiwazaki
Life of this patent
Estimating the term…
Abstract
A semiconductor memory device includes a memory having a predetermined number of divided memory spaces, a register that stores data indicating whether a refresh operation is required or not with respect to each memory space, a row address counter that, with reference to the register, counts up an address while skipping an address requiring no refresh operation, to thereby generate an address of the memory space to be refreshed, and a refresh cycle generating circuit that with reference to the register 15, generates a refresh cycle with a cycle which varies according to the number of the memory space requiring the refresh operation.
Claims3
A semiconductor memory device comprising:
- a memory that requires a refresh operation and has a predetermined number of divided memory spaces;
- a register that stores information indicating whether the refresh operation is required or not with respect to each memory space;
- an address counter that, with reference to the register, counts up an address while skipping an address for the memory space requiring no refresh operation to generate an address of the memory space to be refreshed;
- and
- a cycle generating circuit that, with reference to the register, generates a refresh cycle of which cycle varies according to the number of the memory spaces requiring the refresh operation.
Dependencies are inferred from the claim text.