Substrate impedance measurement
AssigneeLSI Logic Corporation
InventorsMohan R. Nagar, Aritharan Thurairajaratnam
Life of this patent
Estimating the term…
Loading patent…
AssigneeLSI Logic Corporation
InventorsMohan R. Nagar, Aritharan Thurairajaratnam
Estimating the term…
A probe structure for testing impedance of a package substrate using time domain reflectometry. A connector electrically connects the probe structure to a time domain reflectometry tester, where the connector has a signal conductor and a ground conductor. An electrically conductive cantilever signal pin is electrically connected to the signal conductor. The electrically conductive cantilever signal pin has a tip for making an electrical connection with an electrically conductive structure to be tested on the package substrate. The electrically conductive cantilever signal pin is electrically isolated by and sheathed within a ground shield that is electrically connected to at least one of the ground conductor and electrically conductive cantilever ground pins. The electrically conductive cantilever ground pins are electrically connected to the ground conductor. The electrically conductive cantilever ground pins also have tips, for making electrical connections with electrically conductive structures on the package substrate that surround the electrically conductive structure to be tested on the package substrate.
A probe structure for testing impedance of a package substrate using time domain reflectometry, the probe structure comprising:
A system for testing impedance of a package substrate using time domain reflectometry, the system comprising:
A system for testing impedance of a package substrate using time domain reflectometry, the system comprising:
Dependencies are inferred from the claim text.